Part Number Hot Search : 
B3222BD1 BULT106D A178L15 BULT106D BC8IT AD5291 BR1010 BR1010
Product Description
Full Text Search
 

To Download AZ10E142FN Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 ARIZONA MICROTEK, INC.
AZ10E142 AZ100E142
ECL/PECL 9-bit Shift Register FEATURES
* * * * * * * 700 MHz Minimum Shift Frequency 9-Bit for Byte-Parity Application Asynchronous Master Reset Dual Clocks Operating Range of 4.2V to 5.46V 75k Internal Input Pulldown Resistors Direct Replacement for ON Semi MC10E142 & MC100E142 PACKAGE
PLCC 28 PLCC 28
1 2
PACKAGE AVAILABILITY PART NUMBER
AZ10E142FN AZ100E142FN
MARKING
AZM10E142 AZM100E142
NOTES
1,2 1,2
Add R2 at end of part number for 13 inch (2.5K parts) Tape & Reel. Date code format: "YY" for year followed by "WW" for week.
DESCRIPTION
The AZ10/100E142 is a 9-bit shift register, designed with byte-parity applications in mind. The E142 performs serial/parallel in and serial/parallel out, shifting in one direction. The nine inputs D0-D8 accept parallel input data, while S-IN accepts serial input data. The Qn outputs do not need to be terminated for the shift operation to function. To minimize noise and power, any Q output not used should be left unterminated. The SEL (Select) input pin is used to switch between the two modes of operation - SHIFT and LOAD. The shift direction is from bit 0 to bit 8. Input data is accepted by the registers a set-up time before the positive going edge of CLK1 or CLK2; shifting is also accomplished on the positive clock edge. A HIGH on the Master Reset pin (MR) asynchronously resets all the registers to zero. NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.
SEL 25 26
D8 24
D7 23
D6 22
D5 21
VCCO
20
Q8 19 18 17
MR
Q7
CLK1
27
Q6
CLK2
28
16
VCC
Q5
VEE
S-IN
1
15
2
Pinout: 28-lead PLCC (top view)
14
VCCO
D0
3
13
Q4
D1
4
12
Q3
5
6
7
8
9
10
11
D2
D3
D4
VCCO
Q0
Q1
Q2
1630 S. STAPLEY DR., SUITE 127 * MESA, ARIZONA 85204 * USA * (480) 962-5881 * FAX (480) 890-2541 www.azmicrotek.com
AZ10E142 AZ100E142
LOGIC SYMBOL
S-IN 1 D Q Q0
FUNCTION TABLE SEL L H MODE Load Shift
D0
0 Q1
1 D D1 0
Q
1 D D2 0
Q
Q2
1 D D3 0
Q
Q3
PIN DESCRIPTION
D4
1 D 0
Q
Q4
PIN D0 - D8 S - IN SEL CLK1, CLK2 MR Q0 - Q8 VCC , VCCO VEE
FUNCTION Parallel Data Inputs Serial Data Input Mode Select Input Clock Inputs Master Reset Data Outputs Positive Supply Negative Supply
1 D D5 0
Q
Q5
1 D D6 0 1 D D7 0
Q
Q6
Q
Q7
1 D D8 0
Q
Q8
SEL
CLK1 CLK2 MR
Absolute Maximum Ratings are those values beyond which device life may be impaired.
Symbol VCC VI VEE VI IOUT TA TSTG Characteristic PECL Power Supply (VEE = 0V) PECL Input Voltage (VEE = 0V) ECL Power Supply (VCC = 0V) ECL Input Voltage (VCC = 0V) Output Current --- Continuous --- Surge Operating Temperature Range Storage Temperature Range Rating 0 to +8.0 0 to +6.0 -8.0 to 0 -6.0 to 0 50 100 -40 to +85 -65 to +150 Unit Vdc Vdc Vdc Vdc mA C C
10K ECL DC Characteristics (VEE = -4.94V to -5.46V, VCC = VCCO = GND)
Symbol Characteristic
1
VOH Output HIGH Voltage VOL Output LOW Voltage1 VIH Input HIGH Voltage VIL Input LOW Voltage Input HIGH Current IIH Input LOW Current 0.5 IIL IEE Power Supply Current 120 145 1. Each output is terminated through a 50 resistor to VCC - 2V.
Min -1080 -1950 -1230 -1950
-40C Typ
Max -890 -1650 -890 -1500 150
Min -1020 -1950 -1170 -1950 0.5
0C Typ
Max -840 -1630 -840 -1480 150 145
Min -980 -1950 -1130 -1950 0.5
25C Typ
Max -810 -1630 -810 -1480 150 145
Min -910 -1950 -1060 -1950 0.5
85C Typ
Max -720 -1595 -720 -1445 150 145
Unit mV mV mV mV A A mA
120
120
120
November 2006 * REV - 3
www.azmicrotek.com 2
AZ10E142 AZ100E142
10K PECL DC Characteristics (VEE = GND, VCC = VCCO = +5.0V)
Symbol Characteristic
1,2
VOH Output HIGH Voltage VOL Output LOW Voltage1,2 VIH Input HIGH Voltage1 VIL Input LOW Voltage1 IIH Input HIGH Current Input LOW Current 0.5 0.5 0.5 IIL IEE Power Supply Current 120 145 120 145 1. For supply voltages other that 5.0V, use the ECL table values and ADD supply voltage value. 2. Each output is terminated through a 50 resistor to VCC - 2V.
Min 3920 3050 3770 3050
-40C Typ
Max 4110 3350 4110 3500 150
Min 3980 3050 3830 3050
0C Typ
Max 4160 3370 4160 3520 150
Min 4020 3050 3870 3050
25C Typ
Max 4190 3370 4190 3520 150 145
Min 4090 3050 3940 3050 0.5
85C Typ
Max 4280 3405 4280 3555 150 145
Unit mV mV mV mV A A mA
120
120
100K ECL DC Characteristics (VEE = -4.2V to -5.46V, VCC = VCCO = GND)
Symbol Characteristic
1
VOH Output HIGH Voltage VOL Output LOW Voltage1 VIH Input HIGH Voltage VIL Input LOW Voltage Input HIGH Current IIH Input LOW Current 0.5 IIL IEE Power Supply Current 120 145 1. Each output is terminated through a 50 resistor to VCC - 2V.
Min -1085 -1830 -1165 -1810
-40C Typ -1005 -1695
Max -880 -1555 -880 -1475 150
Min -1025 -1810 -1165 -1810 0.5
0C Typ -955 -1705
Max -880 -1620 -880 -1475 150 145
Min -1025 -1810 -1165 -1810 0.5
25C Typ -955 -1705
Max -880 -1620 -880 -1475 150 145
Min -1025 -1810 -1165 -1810 0.5
85C Typ -955 -1705
Max -880 -1620 -880 -1475 150 165
Unit mV mV mV mV A A mA
120
120
138
100K PECL DC Characteristics (VEE = GND, VCC = VCCO = +5.0V)
Symbol Characteristic
1,2
VOH Output HIGH Voltage VOL Output LOW Voltage1,2 VIH Input HIGH Voltage1 VIL Input LOW Voltage1 IIH Input HIGH Current Input LOW Current 0.5 0.5 0.5 IIL IEE Power Supply Current 120 145 120 145 1. For supply voltages other that 5.0V, use the ECL table values and ADD supply voltage value. 2. Each output is terminated through a 50 resistor to VCC - 2V.
Min 3915 3170 3835 3190
-40C Typ 3995 3305
Max 4120 3445 4120 3525 150
Min 3975 3190 3835 3190
0C Typ 4045 3295
Max 4120 3380 4120 3525 150
Min 3975 3190 3835 3190
25C Typ 4045 3295
Max 4120 3380 4120 3525 150 145
Min 3975 3190 3835 3190 0.5
85C Typ 4045 3295
Max 4120 3380 4120 3525 150 165
Unit mV mV mV mV A A mA
120
138
AC Characteristics (VEE = 10E(-4.94V to -5.46V), 100E(-4.2V to -5.46V); VCC = VCCO = GND or VEE = GND, VCC = VCCO = 10E(+4.94V to +5.46V), 100E(+4.2V to +5.46V))
Symbol fSHIFT Characteristic Min 700 -40C Typ 900 Max Min 700 0C Typ 900 25C Max Min 700 600 600 50 300 300 75 900 400 75 300 800 300 Typ 900 800 800 -100 150 100 -150 700 Max Min 700 600 600 50 300 300 75 900 400 75 800 85C Typ 900 800 800 -100 150 100 -150 700 Unit Max MHz 1000 1000 ps ps ps ps ps ps ps
Max. Shift Frequency Propagation Delay to tPLH / Output CLK1, CLK2 600 800 1000 600 800 1000 tPHL 1000 1000 MR 600 800 600 800 Setup Time D 50 -100 50 -100 tS SEL 300 150 300 150 Hold Time D 300 100 300 100 tH SEL 75 -150 75 -150 tRR Reset Recovery Time 900 700 900 700 Minimum Pulse Width tPW CLK1,CLK2, MR 400 400 tSKEW Within-Device Skew1 75 75 Rise/Fall Times t r / tf 300 800 300 800 20% - 80% 1. Within-device skew is defined as identical transitions on similar paths through a device.
1000 1000
November 2006 * REV - 3
www.azmicrotek.com 3
AZ10E142 AZ100E142
PACKAGE DIAGRAM PLCC 28
DIM A B C E F G H J K R U V W X T Z G1 K1
MILLIMETERS MIN MAX 12.32 12.57 12.32 12.57 4.20 4.57 2.29 2.79 0.33 0.48 1.27 BSC 0.66 0.81 0.51 0.64 11.43 11.58 11.43 11.58 1.07 1.21 1.07 1.21 1.07 1.42 0.50 2O 10O 10.42 10.92 1.02
INCHES MIN MAX 0.485 0.495 0.485 0.495 0.165 0.180 0.090 0.110 0.013 0.019 0.050 BSC 0.026 0.032 0.020 0.025 0.450 0.456 0.450 0.456 0.042 0.048 0.042 0.048 0.042 0.056 0.020 2O 10O 0.410 0.430 0.040
NOTES: 1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE. 2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE. 3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALOWABLE MOLD FLASH IS 0.010mm (0.250in.) PER SIDE. 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 5. CONTROLLING DIMENSION: INCH. 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKGE BOTTOM BY UP TO 0.012mm (0.300in.). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, THE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY. 7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025mm (0.635in.).
November 2006 * REV - 3
www.azmicrotek.com 4
AZ10E142 AZ100E142
Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.
November 2006 * REV - 3
www.azmicrotek.com 5


▲Up To Search▲   

 
Price & Availability of AZ10E142FN

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X